Koppala, Naresh Kumar (2009) VLSI Implementation of Pipelined Quadratic Function. MTech thesis.
This is the latest version of this item.
![[img]](/style/images/fileicons/application_pdf.png)
| PDF 918Kb |
Abstract
Arithmetic circuits form an important class of circuits in digital systems. In particular, Multiplication is especially relevant since other arithmetic operators such as division or exponentiation, usually utilizes multiplier as building blocks. As the need for faster computation increases, the need for exploring ways to both quickly and accurately performing the multiplication also increases. So, here we go for Booth’s ordering than Booth’s multiplication. It provides high performance than other multiplication algorithms.
Very often quadratic and cubic functions are used specifically in the field of cryptography, it is quite relevant at present to implement the pipelined quadratic function and therefore, it has been implemented.
| Item Type: | Thesis (MTech) |
|---|---|
| Uncontrolled Keywords: | vlsi implementation, pipelined qudratic function, quadratic polynomial, booth's algorithm, robertson's algorithm, number systems |
| Subjects: | Engineering and Technology > Electronics and Communication Engineering > VLSI |
| Divisions: | Engineering and Technology > Department of Electronics and Communication Engineering |
| ID Code: | 1447 |
| Deposited By: | Mr. Naresh Kumar Koppala |
| Deposited On: | 06 Jun 2009 10:11 |
| Last Modified: | 06 Jun 2009 10:11 |
| Related URLs: | |
| Supervisor(s): | Rath, G S |
Available Versions of this Item
- VLSI Implementation of Pipelined Quadratic Function. (deposited 06 Jun 2009 10:11) [Currently Displayed]
Repository Staff Only: item control page
