Hardware Implementation of a Secured Digital Camera with Built In Watermarking and Encryption Facility

Das, Chinmayee and Panigrahi, Swetalina (2012) Hardware Implementation of a Secured Digital Camera with Built In Watermarking and Encryption Facility. BTech thesis.

[img]
Preview
PDF (This is a B.Tech Thesis)
2553Kb

Abstract

The objective is to design an efficient hardware implementation of a secure digital camera for real time digital rights management (DRM) in embedded systems incorporating watermarking and encryption. This emerging field addresses issues related to the ownership and intellectual property rights of digital content. A novel invisible watermarking algorithm is proposed which uses median of each image block to calculate the embedding factor. The performance of the proposed algorithm is compared with the earlier proposed permutation and CRT based algorithms. It is seen that the watermark is successfully embedded invisibly without distorting the image and it is more robust to common image processing techniques like JPEG compression, filtering, tampering. The robustness is measured by the different quality assessment metrics- Peak Signal to Noise Ratio (PSNR), Normalized Correlation (NC), and Tampering Assessment Function (TAF). It is simpler to implement in hardware because of its computational simplicity. Advanced Encryption Standard (AES) is applied after quantization for increased security. The corresponding hardware architectures for invisible watermarking and AES encryption are presented and synthesized for Field Programmable Gate Array(FPGA).The soft cores in the form of Hardware Description Language(HDL) are available as intellectual property cores and can be integrated with any multimedia based electronic appliance which are basically embedded systems built using System On Chip (SoC) technology.

Item Type:Thesis (BTech)
Uncontrolled Keywords:Watermarking, Advanced Encryption Standard (AES), Digital Rights Management(DRM), Intellectual Property, Normalized Correlation (NC), Tampering Assessment Function (TAF)
Subjects:Engineering and Technology > Electronics and Communication Engineering > VLSI
Divisions: Engineering and Technology > Department of Electronics and Communication Engineering
ID Code:3527
Deposited By:DAS CHINMAYEE
Deposited On:14 May 2012 16:27
Last Modified:14 May 2012 16:27
Supervisor(s):Mahapatra, K K

Repository Staff Only: item control page