

# **VLSI Implementation of a Demand mode Dual Chamber Rate Responsive Cardiac Pacemaker**

A Thesis submitted in partial fulfilment of the requirements for the degree of

Bachelor of Technology  
in  
Electronics and Instrumentation Engineering

Submitted by:

**Abhipsa Panda**  
**108EI007**

Under the supervision of  
**Prof. Kamalakanta Mahapatra**



Department of Electronics and Communication Engineering,

National Institute of Technology, Rourkela

Session 2011-2012

# **VLSI Implementation of a Demand mode Dual Chamber Rate Responsive Cardiac Pacemaker**

A Thesis submitted in partial fulfilment of the requirements for the degree of

Bachelor of Technology  
in  
Electronics and Instrumentation Engineering

Submitted by:

**Abhipsa Panda**  
**108EI007**

Under the supervision of  
**Prof. Kamalakanta Mahapatra**



Department of Electronics and Communication Engineering,

National Institute of Technology, Rourkela

Session 2011-2012



**National Institute of Technology Rourkela**

# **C E R T I F I C A T E**

This is to certify that the Thesis entitled, '**VLSI Implementation of a Demand mode Dual Chamber Rate Responsive Cardiac Pacemaker**' submitted by **Abhipsa Panda** in partial fulfilment of the requirements for the award of **Bachelor of Technology Degree** in **Electronics and Instrumentation Engineering** at the **National Institute of Technology Rourkela** is an authentic work carried out by her under my supervision. To the best of my knowledge and belief the matter embodied in the Thesis has not been submitted by her to any other University/Institute for the award of any Degree/Diploma.

**Prof. Kamalakanta Mahapatra**

Department of Electronics and Communication Engineering,  
National Institute of Technology Rourkela.

# A C K N O W L E D G E M E N T

This is a Research Project and I would never have been able to complete it successfully without some people. I would always be grateful to the following for their help and guidance throughout the project.

Firstly, my heartfelt thanks to Prof. Kamalakanta Mahapatra for his incessant support and motivation throughout the project. His provision for an independent environment throughout the two semesters was a boost to creativity. His experience and ideas proved to be priceless breakthroughs, forming a significant part of the project.

I would like to thank Prof S. K. Meher, Head of the Department Electronics and Communication Engineering, for approving my project whole-heartedly.

Mr Ayaskanta Swain, who has been of immense help during the initial phases of the project, deserves a special mention for his never-ending efforts to answer queries and find a light in the intermittent dark ends.

Also thanks to Mr Jagannath Mohanty, Mr Vijay Sharma and Mr Bhubaneshwar Das for extending a helping hand with the technical difficulties and provision of adequate requirements for the project. Thanks Mr Satyaki Mascharak and Mr Arghyapriya Choudhury for helping me with the hardware implementation of the project.

Finally, a word of thanks to God, all my friends, everyone associated with this project directly or indirectly to make it a success.

Abhipsa Panda

# A B S T R A C T

This project is aimed to design a dual chamber rate responsive cardiac pacemaker, implement it in VLSI and improvise on it for real time safety critical environments.

A state machine approach has been followed to achieve the desired purpose. The heart of the pacemaker system rests in the pulse generator which forms the major portion of the project. It has been developed using VHDL and implemented in hardware using FPGA. In the FSM, first an input event is detected. Once this input is detected a timer is set for approximately 0.8 sec, which will be the time between heartbeats, thus giving us 72 heartbeats per minute. Once the timer expires we check to see if a new event is detected. If one is detected we repeat the process of detection and waiting. If one has not been received we need to stimulate the heart and then repeat the process of detection and waiting.

The code has been optimized and modified for different pacemaker modes. Adequate effort has been put in for designing a sensing circuit and other peripherals like memory, data compression techniques and remote monitoring equipment, culminating in suggestions for improvement in respective areas. It closes with pacemaker testing for real life applications and scope for further work in the field.

# C O N T E N T S

List of Figures

List of Tables

<b>CHAPTER 1. INTRODUCTION</b>	1
1.1 Motivation	2
1.2 Problem Statement	3
1.3 Organisation of Thesis	3
<b>CHAPTER 2. BACKGROUND INFORMATION</b>	4
2.1 Basics of Pacemaker	5
2.2 Brief Functioning of the Heart	6
2.2.1 Cardiac Cycle	7
2.2.2 Atrial Systole	7
2.2.3 Ventricular Systole	8
2.2.4 Late Diastole	8
2.2.5 Early Diastole	9
<b>CHAPTER 3. PULSE GENERATOR: THE HEART OF THE PACEMAKER</b>	10
3.1 Approach	12
3.2 Single Chamber Pacemaker	13
3.2.1 State Machine	14
3.2.2 State Table	15
3.3 Dual Chamber Pacemaker	16
3.3.1 State Machine	17
3.3.2 State Table	18
3.4 Rate Responsive Pacemaker	19

3.5 VHDL Programming	21
3.6 Pacemaker Modes	22
3.7 Simulation Results	23
3.7.1 Single Chamber Pacemaker	23
3.7.1.1 Single Chamber Demand mode Pacemaker without delay	23
3.7.1.2 Single Chamber Demand mode Pacemaker with delay	23
3.7.2 Dual Chamber Pacemaker	24
3.7.2.1 Dual Chamber Demand mode Pacemaker without delay	24
3.7.2.2 Dual Chamber Demand mode Pacemaker with delay	24
3.7.3 Rate Responsive Pacemaker	25
3.7.3.1 Single Chamber Rate Responsive Pacemaker	25
3.7.3.2 Dual Chamber Rate Responsive Pacemaker	25
3.7.4 Pacing Modes	26
3.7.4.1 VVI	26
3.7.4.2 DDI	26
3.7.4.3 DDTR	27
<b>CHAPTER 4. SENSING CIRCUIT</b>	<b>28</b>
4.1 ECG Circuit	30
4.1.1 Amplifier	30
4.1.2 Band-pass Filter	31
4.1.2.1 Low Pass filter	31
4.1.2.2 High Pass Filter	32
4.1.3 Notch Filter	33

4.2 Input Pulse Generation Circuit	34
4.3 Circuit Design	35
4.3.1 Amplifier and Band-pass Filter	35
4.3.2 Notch Filter	36
4.3.3 Input Pulse Generation Circuit	36
<b>CHAPTER 5. PERIPHERALS</b>	<b>37</b>
5.1 Memory	38
5.1.1 Case Study	38
5.1.2 Suggestions for Improvements	39
5.1.2.1 Hardware	39
5.1.2.2 Software	39
5.1.3 Compression	39
5.1.3.1 Data Storage Methods	39
5.1.3.2 Compression Techniques	42
5.1.3.2.1 Lossless Compression	42
5.1.3.2.2 Lossy Compression	43
5.1.3.3 Algorithm	44
5.2 Remote Monitoring	45
5.2.1 Case Study	46
5.2.2 Communication Process	47
5.2.3 Suggestions for Improvement	47
<b>CHAPTER 6. MODEL BASED CLOSED LOOP TESTING</b>	<b>48</b>
<b>CHAPTER 7. HARDWARE IMPLEMENTATION</b>	<b>49</b>
7.1 Input Pulse Generation	50

7.2 ADC and DAC	53
<b>CHAPTER 8. CONCLUSION AND FUTURE WORK</b>	54
REFERENCE	55

# LIST OF FIGURES

Figure No.	Title	Page No.
2.1	Arterial Systole	7
2.2	Ventricular Systole	8
2.3	Late Diastole	8
2.4	Early Diastole	9
3.1	Block Diagram of a Pacemaker	11
3.2	Physical placement of an implanted Cardiac Pacemaker	11
3.3	RTL schematic of Single chamber pacemaker	13
3.4	State Diagram of Single chamber pacemaker	14
3.5	RTL schematic of Dual chamber pacemaker	16
3.6	State Diagram of Dual chamber pacemaker.	17
3.7	Relation between sensing and pacing rate in a rate responsive pacemaker	19
3.8	Block diagram showing the mutual working of sensors in a rate responsive pacemaker	20
3.9	Test Bench Waveform for Single Chamber Pacemaker without Delay	23
3.10	Test Bench Waveform for Single Chamber Pacemaker with Delay	23
3.11	Test Bench Waveform for Dual Chamber Pacemaker without Delay	24
3.12	Test Bench Waveform for Dual Chamber Pacemaker with	24

	Delay	
3.13	Test Bench Waveform for Rate responsive Single chamber pacemaker	25
3.14	Test Bench Waveform for Rate responsive Dingle chamber pacemaker	25
3.15	VVI Mode	26
3.16	DDI Mode	26
3.17	DDTR Mode	27
4.1	Block diagram of an ECG circuit	30
4.2	Low Pass Filter	32
4.3	High Pass Filter	32
4.4	Notch Filter	33
4.5	Input Pulse generation circuit	34
4.6	Bandpass filter and Amplifier of ECG circuit	35
4.7	Notch Filter	36
4.8	Input Pulse Generation	36
5.1	General Structure of the memory and peripheral architecture of US4873980	39
5.2	Remote Monitoring	47
5.3	Closed loop Testing	49
5.4	VHM to be implemented using Simulink	49
7.1	Block Diagram for Hardware Implementation of the Pacemaker Pulse Generator	51
7.2	555Timer circuit for input pulse generation	52
7.3	Output waveform	53

# LIST OF TABLES

<b>Table No.</b>	<b>Title</b>	<b>Page No.</b>
3.1	State Table of Single Chamber Pacemaker	15
3.2	State Table of Dual Chamber Pacemaker	18
3.3	Pacemaker modes	22