Parveen, Arifa (2013) Design and FPGA Implementation of a Digital Signal Processor. BTech thesis.
The project aims at designing a Digital Signal Processor with 32-bit ISA (Instruction Set Architecture) using Verilog HDL and the implementation of its components in FPGA (Field Programmable Gate Array). The processor is demonstrated using uniform 32- bit length instruction set containing instructions that are categorized into three formats, referred to as Register, Immediate and Jump type instructions. The project gives detailed description of design and simulation of the individual modules like the MAC, control module, arithmetic and logic unit, memory units, register file, program counter, data registers, muxes, ALU control, sign extender and the main module instantiating all formerly mentioned modules. For demonstration purposes, the processor is instructed to find the convolution of two input sequences, thus making use of all three instruction formats. After simulation, schematics generation and timing analysis is carried out in Xilinx ISE simulator. The individual modules are implemented and tested in Spartan 3E family XC3S500E FPGA board.
|Item Type:||Thesis (BTech)|
|Uncontrolled Keywords:||Digital signal; Digital Signal Processors, Instruction; bit; Microprocessors, Controller, Data Path; FPGA; convolution; registers; memory|
|Subjects:||Engineering and Technology > Electronics and Communication Engineering > VLSI|
|Divisions:||Engineering and Technology > Department of Electronics and Communication Engineering|
|Deposited By:||Hemanta Biswal|
|Deposited On:||01 Nov 2013 11:38|
|Last Modified:||20 Dec 2013 15:02|
Repository Staff Only: item control page