

# **DEVELOPMENT OF EFFICIENT POWER SUPPLY FOR MICROPROCESSORS USING ZERO VOLTAGE SWITCHING**

**SUCHI SRABA PATTANAYAK (109EE0296)**



**Department of Electrical Engineering  
National Institute of Technology Rourkela**

# **DEVELOPMENT OF EFFICIENT POWER SUPPLY FOR MICROPROCESSORS USING ZERO VOLTAGE SWITCHING**

*A Thesis submitted in partial fulfillment of the requirements for the degree of  
Bachelor of Technology in “Electrical Engineering”*

By

**SUCHI SRABA PATTANAYAK (109EE0296)**

Under guidance of

**Prof. A. K. PANDA**



Department of Electrical Engineering

**National Institute of Technology**

**Rourkela-769008 (ODISHA)**

**May-2013**



DEPARTMENT OF ELECTRICAL ENGINEERING  
NATIONAL INSTITUTE OF TECHNOLOGY, ROURKELA  
ODISHA, INDIA-769008

---

# CERTIFICATE

---

This is to certify that the thesis entitled “**Development of Efficient Power Supply for Microprocessors using Zero Voltage Switching**”, submitted by **Suchi Sraba Pattanayak (Roll. No. 109EE0296)** in partial fulfilment of the requirements for the award of **Bachelor of Technology in Electrical Engineering** during session 2012-2013 at National Institute of Technology, Rourkela is a bonafide record of research work carried out by them under my supervision and guidance.

The candidate has fulfilled all the prescribed requirements.

The Thesis which is based on candidate’s own work, has not been submitted elsewhere for a degree/diploma.

In my opinion, the thesis is of standard required for the award of a bachelor of technology degree in Electrical Engineering.

**Place: Rourkela**

**Dept. of Electrical Engineering**  
**National institute of Technology**  
**Rourkela-769008**

**Prof. A. K. PANDA**  
**Head of the Department**

# ACKNOWLEDGEMENTS

I would like to offer my sincere thanks and deep sense of gratitude to Mr. A. K. Panda, Head of Department, Department of Electrical Engineering, for giving his consent to guide me all through my project work. I am grateful to him for his untiring help, technical assistance, able guidance, and supervision during the course of this project work.

My acknowledgement would be incomplete without mentioning my sincerest thanks to all the authors of the reference papers, without which I would be lost, for showing me the direction to complete the project.

Finally, I express my deep sense of reverence and gratitude to my family and friends without whose love, encouragement and moral support it would never have been possible for me to take this project to completion.

**Suchi Sraba Pattanayak**

# ABSTRACT

In order to meet the market demand for faster personal computers and laptops, microprocessor manufacturers are increasing the clock frequency at which the processor operates. And since the technology used is CMOS (Complementary Metal Oxide Semiconductor), the power dissipation of the microprocessor increases linearly with clock frequency. For very powerful processors, conventional heat dissipation methods are insufficient. Normally, a combination of power supply voltage reduction and selective clock speed reduction is used to reduce power dissipation. Thus special power supplies are used that would supply low voltages and high currents to meet the increasing load demands handled by the microprocessor.

This work presents a reliable and efficient low voltage high current Voltage Regulator Module (VRM) for devices using microprocessors like desktop computers, laptops and tablets. The Switched Mode Power Supply (SMPS) generally used in computers essentially converts the input AC supply into  $\pm 12$  V or  $\pm 5$  V DC supply but to step this DC voltage down to further low voltages (1.2 V), synchronous converters are the obvious choices owing to their low conduction and switching losses. In this project the various losses occurring in the standard buck converter, synchronous buck converter and multiphase synchronous buck converter (MSBC) is analyzed. It is then found that the high side switching loss dominates the total loss. Also, ZVS (Zero Voltage Switching), the most efficient soft switching technique is employed along with a SBC to form an efficient power supply.

The suggested ZVS SBC is then simulated using PSIM for design values of 3.3 V, 12 A output and a 200 kHz switching frequency. It is seen that this converter provides an efficient output as compared to a conventional SBC. Moreover, the resonant circuit is devoid of the switching loss. With this satisfactory result, the increase in efficiency of SBC along with ZVS is realized in this dissertation.

# CONTENTS

<b>ACKNOWLEDGEMENTS .....</b>	<b>IV</b>
<b>ABSTRACT.....</b>	<b>V</b>
<b>CONTENTS .....</b>	<b>VI</b>
<b>LIST OF FIGURES .....</b>	<b>VIII</b>
<b>1. INTRODUCTION.....</b>	<b>1</b>
1.1 RESEARCH BACKGROUND.....	2
1.2 MOTIVATION .....	2
1.3 CHOPPER TOPOLOGY .....	3
1.3.1 Buck Converter.....	3
1.3.2 Synchronous Buck Converter (SBC).....	5
1.3.3 Multiphase Synchronous Buck Converter (MSBC) .....	6
1.4 EFFICIENCY ISSUES.....	7
1.5 SOLUTION .....	9
1.6 DISSERTATION OUTLINE .....	9
<b>2. LOSS ANALYSIS.....</b>	<b>10</b>
2.1 HIGH SIDE LOSSES.....	11
2.2 LOW SIDE LOSSES .....	15
2.3 GATE DRIVER LOSS .....	15
<b>3. CONVERTER DESIGN AND OPERATION.....</b>	<b>17</b>
3.1 PROPOSED CONVERTER .....	18
3.2 MODES OF OPERATION .....	19
3.3 CONVERTER DESIGN PROCEDURE .....	26
3.4 SELECTION OF DEVICES .....	27
3.4.1 Mosfet Selection.....	27
3.4.2 L and C selection .....	27

<b>4. SIMULATION RESULTS AND DISCUSSION .....</b>	<b>29</b>
<b>5. CONCLUSION AND FUTURE WORK.....</b>	<b>36</b>
5.1 CONCLUSION.....	37
5.2 FUTURE WORK.....	37
<b>REFERENCES.....</b>	<b>39</b>

# LIST OF FIGURES

Figure 1: Buck Converter .....3

Figure 2: Waveforms of  $V_0$  and  $I_L$ .....4

Figure 3: Synchronous Buck Converter .....5

Figure 4: Multiphase Synchronous Buck Converter.....6

Figure 5: Synchronous Buck Converter ..... 11

Figure 6: MOSFET Characteristics..... 12

Figure 7: Gate Driver ..... 13

Figure 8: VGS QG Characteristics [19] ..... 14

Figure 9: Proposed ZVS SBC..... 18

Figure 10: Simplified ZVS SBC ..... 19

Figure 11: Converter Operation in Mode 1 ..... 20

Figure 12: Converter Operation in Mode 2 ..... 21

Figure 13: Converter Operation in Mode 3 ..... 22

Figure 14: Converter Operation in Mode 4 ..... 23

Figure 15: Converter Operation in Mode 5 ..... 24

Figure 16: Converter Operation in Mode 6 ..... 25

Figure 17: Converter Operation in Mode 7 ..... 25

Figure 18: Switching waveform of S in SBC ..... 30

Figure 19: Enlarged waveform of S in SBC..... 30

Figure 20: Switching waveform of S in ZVS SBC..... 31

Figure 21: Switching waveform of S1 ..... 32

Figure 22: Switching waveform of S2 ..... 32

Figure 23: Voltage across capacitor  $V_{cr}$  ..... 33

Figure 24: Ripple current through inductor  $L_0$ ..... 33

Figure 25: Ripple current through inductor  $C_0$  ..... 34

Figure 26: Output Voltage..... 34

Figure 27: Output Current ..... 35

# CHAPTER 1

## 1. Introduction

## 1.1 Research Background

A power supply unit (PSU) for desktop computers or laptops essentially converts AC to low voltage regulated DC supply for the various parts of a computer. Several DC power supplies are required, which has to be regulated accurately for stable operation. First generation computers used a heavy step down transformer and a linear power supply. Modern computers use a SMPS (Switched Mode Power Supply) with a *ferrite-cored* high frequency transformer because it is much lighter, less costly and more efficient than the conventional linear power supply. Most recent power supplies have a standby voltage available, which means that even in powered down or “switch off” state, it can be started remotely via the keyboard, mouse, infrared remote etc.

The PSU of the first computer ever built supplied  $\pm 12$  V,  $\pm 5$  V and a total of 63.5 W power most of which on the 5 V rail [1]. During this period, microchips operated on 5 V. As microchips gradually evolved, they begin operating at even lower voltages 3.3 V. Then Intel developed a PSU that supplied 3.3 V, 5 V and 12 V [2]. Further due to advancement in technology, transistors grew smaller and smaller in size and it became preferable to operate them on lower supply voltages. In order to supply large amount of low-voltage power to the microprocessors, a voltage regulator module (VRM) began to be included on motherboards. Today’s processors require up to 100 A at 2 V [3] or less, which was impractical to be delivered by conventional off-board power supplies.

## 1.2 Motivation

Advancement in technology is driving VLSI (Very Large Scale Integrated) circuits in the path of greater transistor integration and faster clock frequencies. This has imposed a challenge for delivering high current at low voltage and high switching frequencies to modern processors. Continuous turn on and turn off the switches at high switching frequency forms the basis of switching loss, which is directly proportional to switching frequency. Furthermore, according to Moore’s Law, the number of transistors will go on increasing due to which eliminating the switching loss for an efficient power supply becomes the need of the hour.

A Test conducted in 2005 suggested that computer power supplies are generally 70 to 80% efficient. 80% efficiency means that the power supply will provide 80 W of DC power when fed with 100 W of AC power, and the remaining 20 W is dissipated in terms of heat [4]. Efficient power supplies have the following advantages:

- a) They save money by wasting less power.
- b) They use less electricity to power the same computer.
- c) They emit less waste heat, which results in significant energy savings on central air conditioning in the summer.

Therefore, various initiatives are underway to improve the efficiency of computer power supplies to as high as 95%.

Voltage Regulator Modules are the power suppliers to the microprocessor or the Central Processing Unit (CPU). These are essentially buck converters that convert the SMPS output voltage to much lower voltage as required by the CPU. Recent processors require voltages as low as 1 V [3].

This work presents a solution to design an efficient power supply for the computer microprocessors. This design is also applicable for portable products like laptops, tablets and kiosks.

### 1.3 Chopper Topology

As previously discussed, the VRM steps down the input voltage into standard 12 V/5 V which is again stepped down to the required low voltage. In order to do that, DC-DC choppers are used. The simplest known chopper is a buck converter.

#### 1.3.1 Buck Converter




Figure 1: Buck Converter

In a buck converter, the average output voltage  $V_0$ , is less than the input voltage  $V_{in}$ . This acts like a step down converter.

The operation of the above circuit can be divided into two modes. Mode 1 begins when the MOSFET is switched ON at  $t=0$ . The input current, which rises, flows through filter inductor  $L$ , filter capacitor  $C$ , and the load resistor  $R$ . Mode 2 begins when the MOSFET is switched OFF at  $t=t_1$ . The freewheeling diode  $D_m$  conducts due to the energy stored by the inductor; and the inductor current continues to flow through  $L$ ,  $C$ , load and diode  $D_m$ . The inductor current falls until the MOSFET is switched ON again in the next cycle. The waveforms for the voltage and currents are shown below for a continuous current flow in the inductor  $L$ .




Figure 2: Waveforms of  $V_0$  and  $I_L$

During Mode 1:

$$V_L = V_{in} - V_0 \quad (1)$$

$$V_L = L \frac{di}{dt} \Rightarrow \Delta I_L = \int_0^{t_{on}} \frac{V_L}{L} dt = \frac{V_i - V_0}{L} t_{on}, \quad (2)$$

$t_{on} = kT$ , where  $k$  is the duty cycle of switching.

During Mode 2:

$$V_L = -V_0 \Rightarrow L \frac{di}{dt} = -V_0 \Rightarrow \Delta I_L = \int_{t_{on}}^T -\frac{V_0}{L} dt = -\frac{V_0}{L}(T - kT) = -\frac{V_0}{L}T(1-k) \quad (3)$$

Assuming steady state operation of converter, energy stored in each component at the end of commutation cycle is equal to that at the beginning of next cycle.

$$\frac{V_{in} - V_0}{L} kT - \frac{V_0}{L} T(1-k) = 0 \Rightarrow V_0 = kV_{in} \quad (4)$$

Since  $k < 1$ ,  $V_0 < V_{in}$

But in practical cases, the switch has a finite nonlinear resistance. Its effect can gradually be negligible in most cases. But depending on the switching frequency, L and C, inductor current can be discontinuous.

Power loss in the diode  $D_m = V_D I_0(1-k)$  [5],

where  $V_D \rightarrow$  voltage drop across  $D_m$

$I_0 \rightarrow$  load current

Basically, this diode  $D_m$  can be replaced by another device to reduce the power loss appearing across it.

### 1.3.2 Synchronous Buck Converter (SBC)




Figure 3: Synchronous Buck Converter

If the diode in a standard buck converter is replaced by another switch  $S_2$  (basically a MOSFET) with very low  $R_{DSON}$ , the power loss will be

$$P_{loss} = I_0^2 R_{DSON}(1-k) \quad (5)$$

Comparing the power loss equations of diode with that of MOSFET, it is noted that systems designed for low duty cycle operation suffer from higher losses in the freewheeling diode and for such systems, it is advantageous to consider a synchronous buck converter design, which is nothing but the diode replaced by a switch.

Advantages of SBC over standard Buck Converter:

- Increased efficiency and reduced heat loss.
- Bi-Directionality, which lends itself to applications requiring regenerative braking.

Disadvantages:

- Higher cost of switch as compared to a diode.

- Complexity of circuit due to complementary gate signal required for  $S_2$
- $C \frac{dV}{dt}$  induced Power Loss [6]

This system has to be completely synchronous. In the conventional buck converter, the freewheeling diode turned ON, on its own, shortly after switch turned OFF, as a result of the rising voltage across the diode. But in SBC, a gate signal has to be provided to the replacement switch  $S_2$  when  $S_1$  turns OFF to maintain continuity of current. There should be proper synchronism between gate signals of  $S_1$  and  $S_2$  i.e. both the switches should not turn ON at the same time. This is done in order to prevent *shoot-through* [7][8]. The simplest technique to avoid this is to provide a time delay between the turn off of  $S_1$  and turn on of  $S_2$  and vice versa. During this time delay, also known as dead time, the inductor current continues to flow through the internal body diode of  $S_2$ . When gate signal of  $S_2$  is high, the inductor current flows through  $S_2$ . This topology provides better efficiency than the standard buck converter topology.

The SBC, which is in widespread use to provide low voltage high current power, converts 12 V or 5 V supply to voltages as low as 1.2 V for CPUs.

### 1.3.3 Multiphase Synchronous Buck Converter (MSBC)




Figure 4: Multiphase Synchronous Buck Converter

The increased power consumption of microprocessors has rendered a single phase SBC insufficient to deliver the required current. If a SBC handles current more than its rated value, high thermal demands occur in the system components like inductors and MOSFETs. In order to meet the increasing current demand, VRMs use Multiphase Synchronous Buck Converters.

In a MSBC circuit topology, several basic SBC circuits are placed in between input and load. All the phases are turned ON at equally spaced intervals over the switching period.

Advantages:

- It can respond to load changes as quickly as if it switched at  $n$  times as fast, without increasing the switching losses. Therefore, it can respond to rapidly changing load of which microprocessor is a very good example.
- There is a significant decrease in switching ripple because of the effective increase in frequency.
- The load current divides in the multiple phases as a result of which heat losses on each of the switches are spread across a larger area.

PSUs convert the 12 V DC Supply to a lower voltage (around 1 V), suitable for the microprocessor. Modern CPU power requirements can exceed even 200 W, can change rapidly and have strict ripple free requirements (10 mV). In general, modern computers generally use 3 or 4 phase SBC [9].

#### 1.4 Efficiency Issues

Factors on which efficiency depends:

- Conduction losses – Depend on Load
  - Resistance when MOSFET is conducting ( $R_{\text{DSON}}$ )
  - Diode forward voltage drop (0.7V/0.4V)
  - Inductor Winding Resistance
  - Capacitor equivalent series resistance
- Switching losses:
  - Voltage Ampere Overlap loss
  - Frequency Switch loss
  - Reverse latency loss
  - Losses due to driving MOSFET gate and controller
  - Leakage current losses, and controller stand by consumption

In SBCs, semiconductor power electronics devices switch at very high current levels due to which these are associated with high power dissipation. Since the output voltage is generally a lot lower than the input voltages, it requires low duty cycle operation of the switch that causes

the MOSFET to turn ON and OFF in a very short period of time, thereby bring switching losses into picture [10][11]. These switching losses produce the following effects on the converters:

1. Limits the sampling frequency and efficiency
2. Induces noise due to high rate of change of current and voltage
3. Switching locus may exceed safe operating area.

$$\text{Switching losses due to MOSFET } P_{\text{loss}} = \frac{V_{I_0}(t_{\text{rise}} + t_{\text{fall}})}{2T}. \quad (6)$$

The switching losses can be reduced by decreasing the turn-on and turn-off times. But this requires the use of faster and more efficient switches. Another method would be is to use soft switching techniques like making the current or voltage across the switch zero before turning it ON.

In a conventional SBC, switching loss in the high side MOSFET is the predominant loss followed by the conduction loss of the low side MOSFET [12][13]. Thus, to offer high efficiency, the conduction and switching losses have to be reduced at higher frequencies [14]. The switching losses can be eliminated by available soft switching techniques.

For a SBC, additional losses may also occur during the time between the turn off of high side switch and turn on of the low side switch, when the internal body diode of the MOSFET conducts current. Proper selection of this overlap time determines the balance of “*shoot-through*” with increased power loss.

$$\text{Power loss on the body diode } P_{\text{bd}} = V_{\text{F}} I_0 t_{\text{NO}} f_{\text{SW}},$$

Where  $V_{\text{F}}$  is the forward voltage of the body diode

$t_{\text{NO}}$  is the selected non overlap time.

Power losses as a result of power required to turn the switches ON and OFF are dominated the gate charge. This can be minimized by selecting MOSFETs with low gate charge, by driving the MOSFET gate to a lower voltage or by operating at a lower frequency.

$$P_{\text{gatedrive}} = Q_{\text{G}} V_{\text{GS}} f_{\text{SW}} \quad (7)$$

Where  $Q_{\text{G}}$  is the gate charge of the selected MOSFET

$V_{\text{GS}}$  is the peak gate-source voltage.

For N-MOSFETs, the high side switch must be driven to a higher voltage than  $V_1$ . Thus  $V_{\text{G}}$  must be different for high side and low side switches.

## 1.5 Solution

As previously discussed, there are two main techniques to eliminate the switching loss i.e. ZVS and ZCS. In both the techniques, the switching losses are eliminated as the current through or voltage across the semiconductor device is zero (while switching.) This allows the circuit to be used at very high frequencies without significantly decreasing converter efficiency. Also, it is seen that the harmonic content in the converter voltage and current waveforms is reduced [15].

Out of the above mentioned techniques, ZVS is the best choice for majority carrier semiconductors because the capacitive turn-on losses can be eliminated and ZCS is the best choice for minority carrier semiconductors [16]. Instead of using a series resonant circuit across the main switch, a shunt resonant circuit is used across the main switch where the parallel circuit is activated just before the turning ON of the main switch and deactivated after the main switch is turned ON. Thus, it achieves ZVS for the main switch and the synchronous switch and ZCS for the auxiliary switch. And it still keeps the advantages of the main switch because after the switching transition is over, the converter circuit works as a normal PWM converter [17][18].

## 1.6 Dissertation Outline

This chapter provides a discussion of the various drawbacks of a conventional buck converter, the advantages of a synchronous buck converter over a conventional buck converter and also gives an overview of the switching losses in a synchronous buck converter. It also provides a solution to eliminate the switching loss. Chapter 2 presents a analysis of various losses occurring in a synchronous buck converter and mathematically demonstrates that the high side switching loss is the majority player in the total loss of the converter circuit. Chapter 3 proposes the ZVS converter and explains the various modes of operation of the circuit and also designs various parameters of the circuit. Chapter 4 proves the high efficiency of the designed converter via simulation with PSIM and also discusses the superior results of the proposed converter. Chapter 5 summarizes the dissertation and points out the limitation of the circuit. It also proposes the future work in order to overcome the limitations of the proposed work.

# CHAPTER 2

## 2. Loss Analysis

For an efficient power supply using Buck Converters, switching losses reduction are highly essential. As the conclusion was previously stated that the high side switching loss dominates the low side switching loss, the mathematical analysis is carried out that will validate the need for elimination of high side switching loss.

A SBC is considered which has the following values:

$$V_s = 15 \text{ V}$$

$$V_o = 3 \text{ V}$$

$$I_o = 10 \text{ A}$$

$$f_s = 500 \text{ kHz}$$

MOSFETs used are of the make IRF 1312, having a  $R_{\text{DS(on)}} = 0.002 \Omega$  [19]




Figure 5: Synchronous Buck Converter

## 2.1 High Side Losses

Power loss in a MOSFET comprises of the conduction losses and the switching losses [20].

$$P_{\text{HS}} = P_{\text{COND}} + P_{\text{SW}} \quad (8)$$

### Calculating Conduction Loss –

$$\text{Conduction loss } P_{\text{COND}} = I_o^2 R_{\text{DS(on)}} \times \text{Duty Cycle} = 10 \times 10 \times 10^{-3} \times \frac{3}{15} = 0.2 \text{ W} \quad (9)$$

### Calculating Switching Loss –

Switching time of a MOSFET can be sub-divided into 5 phases as shown in the given graph:




Figure 6: MOSFET Characteristics

Switching loss of a MOSFET is defined as the power loss that occurs in each switching interval, multiplied by the duty cycle of the switching interval.

The top graph shows the voltage across the MOSFET and the current flowing through it. The bottom graph represents  $V_{GS}$  as a function of time. This is similar to the shape of  $Q_G$  given in the datasheet [19].

Switching begins when the high side MOSFET driver turns ON and begins to supply current to  $S_1$ 's gate to charge its input capacitance. Switching losses are zero until  $V_{GS} = V_{TH}$ , thus power loss during time period  $t_1$ ,  $P_{t_1} = 0$ .

When  $V_{GS} = V_{TH}$ , input capacitance is being charged and  $I_D$  rises linearly till it reaches the load current  $I_0$ . During this period, entire input voltage appears across the MOSFET and energy  $E_{t_2} =$

$$t_2 \times \frac{V_S I_0}{2}. \quad (10)$$

During  $t_3$ ,  $I_0$  is flowing through  $S_1$  and  $V_{DS}$  begins to fall. So the entire gate current starts to recharge  $C_{GD}$ . Assuming constant current  $I_0$  flows,  $V_{DS}$  starts falling from  $V_S$  to zero.

$$\text{Thus } E_{t_3} = t_3 \times \frac{V_S I_0}{2}. \quad (11)$$

During  $t_4$  and  $t_5$ , MOSFET is just fully enhancing the channel to obtain its rated  $R_{DS(ON)}$  at rated  $V_{GS}$ . But the losses during this time are very small compared to  $t_2$  and  $t_3$ , where the MOSFET was simultaneously sustain voltage and conducting current. Thus it is ignored in our analysis.

$$P_{SW} = \frac{\frac{V_S I_0}{2} t_2 + \frac{V_S I_0}{2} t_3}{T} = \frac{V_S I_0}{2} (t_2 + t_3) f_s. \quad (12)$$

Equivalent Gate Circuit [9]–




Figure 7: Gate Driver

In order to determine  $t_2$  and  $t_3$ , we must know the total time the gate driver circuit takes to deliver all the charge required in a time period.

$$\text{Since current is charge per time, we can calculate time by } t = \frac{Q_G}{I_{driver}}. \quad (13)$$




Figure 8: VGS QG Characteristics [19]

From the graph, it is evident that most of the switching time interval is at  $t_3$ , where the voltage is denoted as  $V_{SP}$ . This value can be calculated from the gate charge graph that is provided in the datasheets [19].

Thus from  $V_{GS} - Q_G$  graph,  $V_{SP}$  is found to be 8 V (as it is discernible from the graph that  $V_{SP}$  does not change significantly with  $V_{DS}$  and  $I_D$ ).

Assumptions of gate driver circuit –

$$V_{DD} = 10 \text{ V}$$

$$R_{\text{driver(pull up)}} = 5 \Omega$$

$$R_{\text{driver(pull down)}} = 2 \Omega$$

$$R_{\text{gate}} = 1.5 \Omega$$

As  $V_{SP} = 8 \text{ V}$ , gate current can be determined.

While MOSFET is about to start (gate pulse is rising),

$$\begin{aligned}
 I_{\text{driver}} &= \frac{V_{DD} - V_{SP}}{R_{\text{driver(pull up)}} + R_{\text{gate}}} \\
 &= \frac{10 - 8}{5 + 1.5} = 0.308 \text{ A.}
 \end{aligned}
 \tag{14}$$

When the gate signal is falling,

$$I_{driver} = \frac{V_{SP}}{R_{driver(pull\ down)} + R_{gate}} \quad (15)$$

$$= \frac{8}{2+1.5} = 2.286 \text{ A.}$$

As it was seen that gate current during rising and falling time were different, these have to be treated separately.

Gate charge for a MOSFET to move through the switching interval

$$Q_{G_{SW}} = Q_{GD} + \frac{Q_{GS}}{2} \text{ (from figure)} \quad (16)$$

$Q_{GD} + Q_{GS}$  is known from datasheet [19].

$$Q_{GD} \approx 34 \text{ nC}, Q_{GS} \approx 36 \text{ nC}$$

$$\therefore Q_{G_{SW}} = 52 \text{ nC}$$

Now switching times can be easily calculated.

$$\text{For rising time, } t_s = \frac{Q_G}{I_{driver}} = 168.831 \text{ ns} = t_2. \quad [\text{From (13)}]$$

$$\text{For falling time, } t_s = \frac{Q_G}{I_{driver}} = 22.747 \text{ ns} = t_3. \quad [\text{From (13)}]$$

$$\therefore P_{SW} = \frac{\frac{V_S I_0}{2} t_2 + \frac{V_S I_0}{2} t_3}{T} = 7.184 \text{ W.} \quad [\text{From (12)}]$$

$$\text{Total Power Loss} = (0.27 + 7.184) \text{ W} = 7.384 \text{ W.}$$

## 2.2 Low Side Losses

The low side losses calculation is similar to the high side loss calculation.

$$P_{LS} = P_{SW} + P_{COND}$$

$$\text{Conduction Loss } P_{COND} = I_0^2 R_{DSON} \times \left(1 - \frac{V_0}{V_S}\right) = 10^2 \times 10 \times 10^{-3} \left(1 - \frac{3}{15}\right) = 0.8 \text{ W.}$$

Switching losses can be neglected since  $S_2$  turns ON and OFF with only a diode across it.

$$\text{Total power Loss} = 0.8 \text{ W.}$$

## 2.3 Gate Driver Loss

$$\text{Power required to charge the gate } P_{GATE} = \frac{Q_G}{T} \times V_{DD} \quad (17)$$

$$\Rightarrow P_{GATE} = 140 \times 10^{-9} \times 500 \times 10^3 \times 10 = 0.7 \text{ W.}$$

This power is independent of the driver's output resistance and includes both the rising and falling edges. It is distributed between  $R_{driver}$  and  $R_{gate}$  and is proportional to their resistances.

$$P_{loss} \text{ due to rising edge} = \frac{P_{gate}}{2} \times \frac{R_{driver(pull\ up)}}{R_{total}} = 0.269 \text{ W.} \quad (18)$$

$$P_{\text{loss due to falling edge}} = \frac{P_{\text{gate}}}{2} \times \frac{R_{\text{driver(pull down)}}}{R_{\text{total}}} = 0.2 \text{ W.} \quad (18)$$

Total Power Loss in the driver = (0.269 + 0.2) W = 0.469 W.

The above analysis shows that that out of the 30 W output power of the converter, 7.184 W is the power loss in the high side which constitutes almost 23.947 % of total power whereas only 0.8 W of power loss occurs in the low side which constitutes only 2.667 % of the total power. Thus it is proven that the high side switching loss is large as compared to that of low side and it is highly necessary to minimize this for better performance.

# CHAPTER 3

## **3. Converter Design and Operation**

Here, the proposed circuit of single phase Zero Voltage Switching Synchronous Buck Converter [21] is introduced and its detailed operation with relevant waveforms and circuit diagrams is explained. After the operation, the particular design values of the converter is discussed and the device selection criteria is discussed.

### 3.1 Proposed Converter




Figure 9: Proposed ZVS SBC

As seen from the figure, the proposed circuit consists of an auxiliary circuit added in parallel to switch, which is the only modification made to a Synchronous Buck Converter (SBC). The auxiliary circuit consists of  $S_1$ ,  $L_r$  and  $C_r$ . It operates only for a short time to facilitate Zero Voltage Switching (ZVS) for  $S$ . The Schottky Diode  $D$  is used to discharge  $C_r$  to the load (before  $S_2$  turns on.)

Several assumptions are made to simplify the steady state analysis of the above circuit.

1.  $V_s$  is constant.
2.  $V_0$  is constant (i.e.  $C_0$  is high.)
3.  $I_0$  is constant (i.e.  $L_0$  is high.)
4.  $L_0 \gg L_r$ .
5. Reverse recovery times of the diodes are very small and hence they are ignored.




Figure 10: Simplified ZVS SBC

### 3.2 Modes of Operation

The operation of the above circuit can be understood by dividing into 7 modes.

1. Mode 1 ( $t_0, t_1$ ): At  $t_0$ ,  $S_1$  is turned on, but current flowing through  $S_1$  at that instant is 0 due to the presence of  $L_r$ . The current flowing through  $L_r$  and  $C_r$  rise at the same rate as the fall of current through  $S_2$  ( $S_2$  was conducting prior to  $t_0$ .) Thus, resonance occurs and this mode ends at  $t_1$  where  $i_{L_r} = I_0$  and  $S_2$  turns off.

$$i_{S_2} = I_0 - i_{L_r} \quad (19)$$

$$i_{L_r}(t - t_0) = \frac{V_s}{Z} \sin \omega(t - t_0) \quad (20)$$

$$\omega = \frac{1}{\sqrt{L_r C_r}} \text{ (Resonant Frequency)}$$

$$Z = \sqrt{\frac{L_r}{C_r}} \text{ (Characteristic Impedance)}$$

At  $t = t_1$ ,

$$V_{C_r}(t_1 - t_0) = V_{C_{r1}} \quad (21)$$

$$i_{L_r}(t_1 - t_0) = I_0 \quad (22)$$

$$t_{01} = t_1 - t_0 = \frac{1}{\omega} \sin^{-1} \frac{I_0 Z}{V_S} \quad (23)$$




Figure 11: Converter Operation in Mode 1

2. Mode 2 ( $t_1$  to  $t_2$ ): As  $L_r$  and  $C_r$  continue to resonate, the current in excess to  $I_0$  flows through the body diode of  $S$ , which is responsible for its ZVS turn on. The conduction of the body diode discharges the stray capacitance  $C_{DS}$  across  $S$ . As the auxiliary circuit is providing the required load, the body diode of  $S_2$  does not conduct thereby saving the loss due to output voltage drop during dead time period as in case of conventional converters. When  $C_{DS}$  is discharged, the inductor current gain reaches  $I_0$  and this mode ends.

$$i_{S_2} = 0 \quad (24)$$

$$i_{L_r}(t - t_1) = \frac{V_S - V_{Cr_1}}{Z} \sin \omega(t - t_1) + I_0 \cos \omega(t - t_1) \quad (25)$$

At  $t = t_2$ ,

$$i_{L_r}(t - t_0) = I_0 \quad (26)$$

$$t_{12} = \frac{2}{\omega} \tan^{-1} \frac{V_S - V_{Cr_1}}{I_0 Z} \quad (27)$$

$$V_{Cr}(t_1 - t_0) = V_{Cr2} \quad (28)$$




Figure 12: Converter Operation in Mode 2

3. Mode 3 ( $t_2, t_3$ ): After  $t_2$ , S is turned on with ZVS. Now, growth rate of  $i_s$  is determined by resonance between  $L_r$  and  $C_r$ , which continues and  $i_{lr}$  begins to decrease. Again, since S is turned on when  $i_{Lr} = I_0$ , body diode of  $S_2$  does not conduct as  $S_1$  is supplying the required output. This mode ends when  $i_{Lr} = 0$  and  $V_{cr} = V_{cr(max)}$ .

$$i_{Lr}(t - t_2) = \frac{-V_{Cr2}}{Z} \sin \omega(t - t_2) + I_0 \cos \omega(t - t_2) \quad (29)$$

At  $t = t_3$ ,

$$i_{Lr} = 0 \quad (30)$$

$$t_{23} = \tan^{-1} \frac{I_0 Z}{V_{Cr2}} \quad (31)$$

$$V_{Cr}(t_3) = V_{Cr(max)} \quad (32)$$




Figure 13: Converter Operation in Mode 3

4. Mode 4 ( $t_3, t_4$ ): At  $t_3$ ,  $S_1$  turns off by Zero Current Switching (ZCS). The resonant capacitor  $C_r$  starts discharging through the body diode of  $S_1$ , which causes  $i_{Lr}$  to increase in the reverse direction.  $i_{Lr}$  reaches to a maximum negative and then increases to 0. At the end of this mode, body diode of  $S_1$  is turned off and the resonant peak current flowing through the main switch is 0.  $V_{Cr} = -V_{Cr(max)}$ .

$$i_{Lr}(t - t_4) = \frac{-V_{Crmax}}{Z} \sin \omega(t - t_4) \quad (33)$$

At  $t = t_4$ ,

$$i_{Lr}(t_4) = 0. \quad (34)$$

$$t_{34} = \frac{\pi}{\omega} \quad (35)$$

$$V_{Cr}(t_4) = -V_{Cr3}$$

(36)




Figure 14: Converter Operation in Mode 4

5. Mode 5 ( $t_4, t_5$ ): The body diode of  $S_1$  has already turned off at  $t_4$ . Now, only  $S$  carries the load current. Hence, there is no resonance and the circuit works as a conventional Pulse Width Modulation (PWM) buck converter.

$$i_S = I_0 \quad (37)$$

$$V_{C_r}(t_5) = -V_{C_{r3}} \quad (38)$$




Figure 15: Converter Operation in Mode 5

6. Mode 6 ( $t_5, t_6$ ): At  $t_5$ ,  $S$  turns off with ZVS and  $D$  starts conducting. Resonant energy stored in  $C_r$  is transferred to the load through  $D$ . This mode lasts till  $C_r$  discharges.

$$V_{C_r}(t - t_5) = -V_{C_{r3}} + \frac{I_0}{C_r}(t - t_5) \quad (39)$$

At  $t = t_6$ ,

$$V_{C_r}(t_6) = 0 \quad (40)$$

$$t_{56} = \frac{C_r V_{Cr3}}{I_0} \quad (41)$$




Figure 16: Converter Operation in Mode 6

7. Mode 7 ( $t_6, t_7$ ): Here, the circuit operates as a conventional PWM buck converter until  $S_1$  is turned on in the next switching cycle.
- $$i_{S2} = I_0 \quad (42)$$




Figure 17: Converter Operation in Mode 7

### 3.3 Converter Design Procedure

In a conventional SBC, inductor current consists of DC current  $I_0$  and a linear ripple of peak magnitude  $dI$ . In a well-designed converter, the DC component  $I_0$  flows only to the load resistance  $R_0$  and the entire inductor ripple current flows through  $C_0$  as it is such designed [5]. Thus choosing high values of  $L_0$  and  $C_0$  gives a ripple free constant output current and voltage at a constant load.

From the operation of the converter, we know that the auxiliary circuit operates only for a short period of time and for the remaining time, the circuit works as a conventional SBC. Hence  $L_0$  and  $C_0$  values are computed as done for a conventional SBC.

Let us design the converter for a 3.3 V, 12 A power supply from a 12 V supply at a switching frequency of 200 kHz.

$$L_0 = \frac{(V_S - V_0)dT_S}{2\Delta i_L} \quad (43)$$

Assuming a 5% current ripple,  $L_0$  comes out to be  $9.969 \mu\text{H} \approx 10 \mu\text{H}$ .

$$\text{Similarly, } C_0 = \frac{\Delta i_L T_S}{8\Delta V_C} \quad (44)$$

$C_0$  comes out to be  $113.64 \mu\text{F} \approx 110 \mu\text{F}$ .

The auxiliary circuit turns on before the main switch and turns off after the main switch is turned on. During the period in between, the resonant inductor is charged to  $I_p$ , which is generally designed to be higher than  $I_0$ .

$V_S$  forces current to flow and hence charge  $L_r$  and  $C_r$  till time  $t_2$  i.e. till inductor current charges to  $I_p$ .

$$i_{L_r}(t) = I_p \sin \omega t \quad (45)$$

$$I_p = V_S \sqrt{\frac{C_r}{L_r}} \quad (46)$$

For our assumed values, let  $I_p$  be 12.2 A ( $> I_0$ )

$$\text{So, } C_r = 1.0336L_r \quad (47)$$

$$t_p = \frac{\pi}{2\omega} \quad (48)$$

As  $f_s = 200 \text{ kHz}$ ,  $T_s = 5 \mu\text{s}$ .

Assuming  $S$  is turned on at  $0.4166 \mu\text{s}$  ( $30^\circ$  of  $360^\circ$ , one switching cycle) and the peak value occurs at  $t_p = 0.375 \mu\text{s}$ , we get  $L_r = 231.09 \text{ nH} \approx 230 \text{ nH}$ .

$C_r$  comes out to be  $238.85 \text{ nF} \approx 240 \text{ nF}$  (from equation 47)

## 3.4 Selection of Devices

### 3.4.1 Mosfet Selection

The obvious dilemma while selecting MOSFET arises whether to use a n-channel MOSFET or a p-channel MOSFET. So let us ponder about the advantages and disadvantages of each.

n-channel MOSFET –

Advantages:

1. Lower  $R_{DS(on)}$  for a given die size and lower gate charge.
2. Inexpensive.

Disadvantage: It requires a bootstrapped drive circuit or a special bias supply for the driver to work.

p-channel MOSFET –

Advantages:

1. The gate driver arrangement required is simple.
2. The gate is pulled down a few volts below the input voltage to turn on.

Disadvantages:

1. Cost is higher for an equivalent  $R_{DS(on)}$ .
2. Switching times are slower.

Thus for an efficient power supply and to minimize switching losses, an n-channel MOSFET with very low  $R_{DS(on)}$  is preferred.

### 3.4.2 L and C selection

Inductor value depends on switching frequency, transient performance and conduction losses in inductor and other components.

Benefits of low L values:

1. Low DCR – low DC inductor losses in windings.
2. Fewer turns – higher DC saturation current.
3. High  $\frac{dI}{dT}$  – faster response to load step/dump.
4. High  $\frac{dI}{dT}$  – fewer output capacitors required for good load transient recovery.

Benefits of high L values:

1. Low ripple – lower AC inductor losses in core and windings.
2. Low ripple – lower conduction losses in MOSFETs.
3. Low ripple – lower RMS ripple current for capacitors.
4. Low ripple – continuous inductor current flow over wider load range.

In general, lower inductor values are best for high frequency converters, since the peak to peak ripple current decreases linearly with switching frequency. A good decision would be to select an inductor that produces around 10% to 20% ripple of full load DC current.

Too large an inductance value leads to poor loop response, and too small an inductance value leads to high AC losses. The capacitor value is chosen based on L. High capacitance gives fewer ripples and vice versa.

# CHAPTER 4

## 4. Simulation Results and Discussion

This section reveals the simulation results of the proposed synchronous buck converter model. The parameters have been taken for simulation study is given in the appendix.

Figure 18 shows the switching waveform of S in SBC.




Figure 18: Switching waveform of S in SBC

Figure 19 shows the enlarged version of S in SBC.




Figure 19: Enlarged waveform of S in SBC

Figure 20 shows the switching waveform of S in ZVS SBC.




Figure 20: Switching waveform of S in ZVS SBC

Figure 18 and Figure 19 show the switching loss suffered by switch S from its switching action. Figure 20 shows that the switching loss is absent in case of a ZVS SBC. The only issue arising from the ZVS SBC is the rising of the peak current, which increases the conduction loss to 0.801 W as opposed to the conduction loss of 0.396 W in a SBC. Also, switching loss in SBC is 1.847 W and for ZVS SBC, it is negligible. It is seen that switching loss increases with frequency. Since  $S_1$  conducts only for a short period of time, the conduction losses appearing across it is negligible. Taking all these factors into account, it is seen that a ZVS SBC is more efficient than a SBC.

Figure 21 shows that  $S_1$  is also devoid of switching loss.




Figure 21: Switching waveform of S1

Figure 22 and Figure 23 shows the switching waveform of S<sub>2</sub> and the resonant voltage across the capacitor V<sub>cr</sub>.




Figure 22: Switching waveform of S2




Figure 23: Voltage across capacitor  $V_{cr}$

Figure 24 and Figure 25 shows the ripple current through the capacitor and inductor respectively. This proves the tolerant output voltage of the power supply as all of the current flowing through the inductor flows through the capacitor and the output load current remains almost constant.






Figure 24: Ripple current through inductor  $L_0$




**Figure 25: Ripple current through inductor C0**

Figure 26 and Figure 27 shows the output voltage and output current respectively.



**Figure 26: Output Voltage**



**Figure 27: Output Current**

# CHAPTER 5

## **5. Conclusion and Future**

### **Work**

## 5.1 Conclusion

With the various researches going on to reduce the size of microprocessors by increasing the number of switches (transistors) and increasing the clock frequency, elimination of switching losses in order to increase the efficiency has become the need of the hour. Therefore, this work focuses on developing a highly efficient power supply to power the microprocessors used in the market.

This dissertation focuses on the various alternative circuits to supply power, their various drawbacks and also offers a solution to select a synchronous buck converter in place of a conventional buck converter. It also carries out an analysis of the various losses occurring in a synchronous buck converter and models a Zero Voltage Switching (ZVS) SBC for portable applications.

From the mathematical analysis carried out in Chapter 2, it was seen that the high side losses dominates the low side losses in case of a synchronous buck converter. Hence, this work focuses on eliminating the high side losses with the help of ZVS in order to increase the efficiency of the power supply.

Following the results obtained from the analysis, a ZVS SBC is modelled to eliminate the high side switching losses of the SBC by using a resonant circuit in parallel with the main switch. Then this model is simulated for a 12 V input, 3.3 V output, 12A current output and at a frequency of 200 kHz. From the simulation results it can be concluded that none of the switches suffer from switching loss.

Finally, it can be concluded that eliminating the switching loss using ZVS occurring in power semiconductor devices is a promising solution to increase the efficiency of the power supply. It can even be used to power present and future generation processors.

## 5.2 Future Work

For high current devices, several ZVS SBC circuits can be used in parallel to form a ZVS MSBC supply. This supply can meet the current requirement of such devices. But this advantage comes at a cost of higher price and size of the converter. Thus, a single auxiliary circuit can be designed for any number of phases (parallel circuits) used. But it also has several disadvantages like:

1. While the auxiliary circuit operates, some current flows through the body diodes of all the switches that are not conducting.
2. If we design a logic circuit to rule out the above problem, the converter circuit becomes too complex.

Solving the above mentioned issues is a challenge to power supply design engineers. It may also result in a further high efficiency power supply, which is not achieved in this work.

# REFERENCES

- [1]. Klaas-Jan de Langen, "Compact Low-Voltage Power-Efficient Operational Amplifier Cells for VLSI," *IEEE Journal of Solid State Circuits*, Vol. 33, No. 10, pp. 1482-1496, Oct. 1998.
- [2]. Zhu Jinsong, Dou Sen, "Intermediate Bus Voltage Optimization for High Input Voltage VRM," *Intel Asia-Pacific Research and Development Ltd.*
- [3]. Y. Ren, "High Frequency, High Efficiency Two-Stage Approach for Future Microprocessors," *Ph. D. dissertation, Virginia Polytechnic Institute and State University*, April 2005.
- [4]. Strong Showing, "High Performance Power Supply Units," *Tom's Hardware*.
- [5]. Robert W. Erickson, Dragan Maksimovic, "Fundamentals of Power Electronics," *Springer Science Publication*, Second Edition, pp. 73-64, 2005.
- [6]. Quan Zhao and Goran Stojcic, "Characterisation of  $C \frac{dV}{dt}$  Induced Power Loss in Synchronous Buck DC-DC Converters," *IEEE Transactions on Power Electronics*, Vol. 22, No. 4, July 2007.
- [7]. V. Barkhordarian, "Power MOSFET Basics," [online] Available: <http://www.irf.com>.
- [8]. T. Wu, " $C \frac{dV}{dt}$  Induced Turn On in Synchronous Buck Regulators," *International Rectifier*, 2007.
- [9]. NCP5316 4-5-6 phase converter datasheet.
- [10]. Hong Mao, O. Abdel Rahman, I. Batarseh, "Zero-Voltage-Switching DC-DC Converters with Synchronous Rectifiers," *IEEE Transactions on Power Electronics*, Vol. 23, No. 1, pp. 369-378, Jan. 2008.
- [11]. In-Hwan Oh, "A Soft Switching Synchronous Buck Converter for Zero Voltage Switching (ZVS) in light and full conditions," *Twenty-Third Annual IEEE Applied Power Electronics Conference and Exposition, APEC-2008*, pp. 1460-1464, 24-28 Feb. 2008.
- [12]. Tsz Yin Man, P. K. T. Mok, Mansun Chan, "Analysis of Switching Loss Reduction Methods for MHz-Switching Buck Converters," *IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2007*, pp. 1035-1038, 20-22 Dec. 2007.

- [13]. Tony Lopez, Reinhold Elferich, "Quantification of Power MOSFET losses in a Synchronous Buck Converter," *Twenty-Second Annual IEEE Applied Power Electronics Conference, APEC 2007*, pp. 1594-1600, Feb. 25 – March 1, 2007.
- [14]. P-Channel MOSFET Optimized for Synchronous Buck Converter, *Power Electronics Technology Magazine*, Sep. 1, 2003.
- [15]. Yuang-Shung Lee, Guo-Tian Cheng, "Quasi-Resonant Zero-Current Switching Bidirectional Converter for Battery Equalization Applications," *IEEE Transactions on Power Electronics*, Vol. 21, No. 5, pp. 1213-1224, Sep. 2006.
- [16]. C. M. de Oliveira Stein, H. A. Grundling, H. Pinheiro, J. R. Pinheiro, H. L. Hey, "Zero-current and Zero-voltage soft-transition commutation cell for PWM inverters," *IEEE Transaction on Power Electronics*, Vol. 19, No. 2, pp. 396-403, March 2004.
- [17]. S. Kaewarsa, C. Prapanavarat, U. Yangyuen, "An improved zero-voltage-transition technique in a single phase power factor correction circuit," *International Conference on Power System Technology, PowerCon 2004*, Vol. 1, pp. 678-683, 21-24 Nov. 2004.
- [18]. W. Huang and G. Moschopoulos, "A new family of zero-voltage-transition PWM converters with dual active auxiliary circuits," *IEEE Transactions on Power Electronics*, Vol. 151, No. 2, pp. 370-379, March 2006.
- [19]. MOSFET IRF 1312 Datasheet
- [20]. Jon Klein, "Synchronous Buck MOSFET loss calculations with Excel Model," *Power Management Applications, Fairchild Semiconductors*.
- [21]. Panda, A. K.; Aroul, K., "A Novel Technique to Reduce the Switching Losses in a Synchronous Buck Converter," *Power Electronics, Drives and Energy Systems, 2006. PEDES '06. International Conference on*, pp.1-5, 12-15 Dec. 2006.