

**DESIGN OF RANDOM NUMBER GENERATOR AND ITS DELAY AND POWER
OPTIMIZATION**

A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE
REQUIREMENTS FOR THE DEGREE OF

Bachelor of Technology
in
Electronics and Communication Engineering

By
SUNIL KUMAR BEHERA
10407007
And
VIVEK SHARMA
10407009



Department of Electronics and Communication Engineering

National Institute of Technology

Rourkela

2008



**National Institute of Technology
Rourkela**

CERTIFICATE

This is to certify that the thesis entitled, **DESIGN OF RANDOM NUMBER GENERATOR AND ITS DELAY AND POWER OPTIMIZATION**” submitted by Sri Sunil Kumar Behera and Sri Vivek Sharma in partial fulfillments for the requirements for the award of Bachelor of Technology Degree in Electronics and Communication Engineering at National Institute of Technology, Rourkela (Deemed University) is an authentic work carried out by them under my supervision and guidance.

To the best of my knowledge, the matter embodied in the thesis has not been submitted to any other University / Institute for the award of any Degree or Diploma.

Date:

Prof. Dr. K.K Mahapatra
Dept. of Electronics and Communication Engineering
National Institute of Technology
Rourkela - 769008

ACKNOWLEDGEMENT

I would like to articulate my profound gratitude and indebtedness to my project guide **Prof.Dr. K.K Mahapatra** who has always been a constant motivation and guiding factor throughout the project time in and out as well. It has been a great pleasure for me to get an opportunity to work under him and complete the project successfully.

An undertaking of this nature could never have been attempted with our reference to and inspiration from the works of others whose details are mentioned in references section. I acknowledge my indebtedness to all of them. Last but not the least, my sincere thanks to all of my friends who have patiently extended all sorts of help for accomplishing this undertaking.

Sunil Kumar Behera

Vivek Sharma

CONTENTS

ABSTRACT	05
CHAPTER 1: Introduction.....	06
CHAPTER 2: Transient simulation and power measurement.....	08
CHAPTER 3: Random number generators.....	17
CHAPTER 4: Project Simulation	21
CHAPTER 5: Results and conclusion.....	27
REFERENCES	31

ABSTRACT:

A digital system is tested and diagnosed during its lifetime on numerous occasions. Test and diagnosis must be quick and have very high fault coverage. One way to ensure this is to specify test as one of the system functions, so it becomes self test. The system has several PCBs, each of which, in turn has multiple chips. The system controller can activate self-test simultaneously on all PCBs. These test result help to isolate faulty chips and boards. In this project Linear Feedback Shift Register (LFSR) method has been used to generate pseudo random tests. This method uses very little hardware and is currently the preferred built in self test pattern generation method. Mentor Graphics Design architect tool was used for designing of circuit. It was also used for measuring power and delay associated with the circuit for different technologies.

CHAPTER 1

INTRODUCTION

INTRODUCTION


A digital system is tested and diagnosed during its lifetime on numerous occasions. Test and diagnosis must be quick and have very high fault coverage. One way to ensure this is to specify test as one of the system functions, so it becomes self test. At the highest level of systems test, the testing function is frequently implemented in software. Many digital systems designed at AT&T circa 1987 had self-test, usually implemented in software. Its most common use was in maintenance and repair diagnostics. Although this approach provided flexibility, it also had disadvantages. The fault coverage and the diagnostic resolution of those software implemented tests were not as high as desired. The diagnostic resolution may be poor because the software must test parts that are difficult to test, and therefore it may not effectively determine which part is at fault. Also, software tests can be long, slow and expensive to develop. It is also most effective to consider testing as early in the design cycle as possible. These lead to schedule slippages for product introduction.

CHAPTER 2



TRANSIENT SIMULATION AND MEASUREMENTS

TRANSIENT SIMULATION AND MEASUREMENTS


Step 1:-Setting the test bench for simulation



Step 2:- Simulation Settings – Library Settings
Simulation mode is entered and then the library (ADK Kit) is set.




Sep 3:-Simulation Settings-Setup is then made for Transient analysis.




Stop:-1 u

Step 4:-Simulation Settings- Ports for Wave Outputs are selected




MEASUREMENT OF PROPAGATION DELAY(TPD)

Here both Input and Output signals are selected. Ctrl key is used for multiple selection



Select Menu->TPD



The screenshot shows the Xmanager 2.0 (Evaluation Only) interface. The main window displays a circuit schematic with a voltage source V2 (DC Mag=5) and a probe V1. A 'Define Extract' dialog box is open, showing the function 'TPD' and analysis type 'TRAN'. The right sidebar contains simulation controls like 'End Sim', 'Setup', and 'Execute'.

```
tsg:177 - Xmanager 2.0 (Evaluation Only) [:0.0]
Simulating design : inv1_simadk/eldonet

***> DC CPU TIME 0s 000ms <***
DC:2 iterations FOR DC analysis
VDD      5.0000
VIN       0.0000
VOUT      5.0000

TOTAL POWER DISSIPATION: 25.1273P WATTS

Eldo NEWTON: VNTOL=1.000000e-06 RELTOL=1.000000e-03
Connecting to JWDB server, please wait...
connected to wdb server : -jwdbhost tsg -jwdbport 46785


Compute from 0.000000 Nano to 1.000000E+03 Nano
.....
Simulation progress      : 10%
Elapsed CPU time        : 0h 0mn 0s 30
.....
Simulation progress      : 20%
Elapsed CPU time        : 0h 0mn 0s 60
.....
Simulation progress      : 30%
Elapsed CPU time        : 0h 0mn 0s 90
.....
Simulation progress      : 40%
Elapsed CPU time        : 0h 0mn 0s 120
.....
Simulation progress      : 50%
Elapsed CPU time        : 0h 0mn 0s 150
.....
Simulation progress      : 60%
Elapsed CPU time        : 0h 0mn 0s 180
.....
Simulation progress      : 70%
Elapsed CPU time        : 0h 0mn 0s 200
.....
Simulation progress      : 80%
Elapsed CPU time        : 0h 0mn 0s 230
.....
Simulation progress      : 90%
Elapsed CPU time        : 0h 0mn 0s 260
.....
Simulation progress      : 100%
Elapsed CPU time        : 0h 0mn 0s 290
.....

***>Current simulation completed


VOUT_DELAY = 20.4748N
```

We can use the measurement for calculating the Average Voltage, Power etc.

We can also measure the delay in the wave form viewer using “Measurement Tool”
Click on the V (VIN) and click on the waveform database in the Measurement tool.
Similarly for V (VOUT)



Click on Apply and then close the Measurement tool in order to get the Below Screen.



CHAPTER 3

RANDOM NUMBER GENERATORS

RANDOM NUMBER GENERATOR


A digital system is tested and diagnosed during its lifetime on numerous occasions. Test and diagnosis must be quick and have very high fault coverage. One way to ensure this is to specify test as one of the system functions, so it becomes self test. At the highest level of systems test, the testing function is frequently implemented in software. Many digital systems designed at AT&T circa 1987 had self-test, usually implemented in software. Its most common use was in maintenance and repair diagnostics. Although this approach provided flexibility, it also had disadvantages. The fault coverage and the diagnostic resolution of those software implemented tests were not as high as desired. the diagnostic resolution may be poor because the software must test parts that are difficult to test, and therefore it may not effectively determine which part is at fault. Also, software tests can be long, slow and expensive to develop. It is also most effective to consider testing as early in the design cycle as possible. These lead to schedule slippages for product introduction

.The benefit of BIST is lower test development cost, because BIST can be automatically added to a circuit with a CAD tool. Also, BIST generally provides a 90 to 95% fault coverage, and even 99% in exceptional cases. The test engineer need no longer worry about back driving problem of in-circuit test, or how much memory is available in the ATE. BIST always requires added circuit hardware for a test controller to operate the testing process, design for testability hardware in the circuit to improve fault coverage during BIST, a hardware pattern generator to generate test-patterns algorithmically during testing, and some form of hardware response compactor to compact the circuit

response during testing. The relative costs of added logic gates are declining, because hardware continue to become cheaper, but the relative costs of added long wires for test mode control are not really decreasing. Also, the test hardware can consume extra power, which is an additional cost. Since the BIST circuitry uses chip area, a final BIST cost is a decrease in the chip yield and chip reliability, due to the increased area. BIST feasibility for a system must be evaluated using benefit-cost analysis, in the context of assessing total life cycle costs.

For design and test development, BIST significantly reduces the costs of automatic test-pattern generalizes (ATPG), also reduces the likelihood of disastrous product introduction delays because fully- designed system cannot be tested. Such a delay has occurred in the Intel Merced project due to unexpected delays in inserting testability hardware into the chip, and fabrication line problems. There is a slight cost increase due to BIST in design and test development, because of the added time required to design and adds pattern generators, response compacters, and testability hardware. However, our experience is that this is less costly than test development with ATPC.

The block diagram of the generator is




Pseudo-Random number generator.

random number generator used in the project uses linear feedback shift register (LFSR) to generate pseudo random tests. This method uses very little hardware and is currently the preferred BIST pattern generation method. The circuit designed uses positive edge triggered D-Flip Flops as registers and a XOR Gate for implementing random number generation.


CHAPTER 4

PROJECT SIMULATION


CIRCUIT DESIGNED.




Sub-Circuit of random number generator circuit: Positive edge triggered D-flip flop



Sub-Circuit of D-Flip Flop: 3-input NAND Gate.



Sub-Circuit of D-Flip Flop: 2-input NAND Gate



Applications Actions Wed May 7, 4:41 PM

Design Architect-IC v2006.2_1.1

MGC File Edit Search View Options Help

(Session Viewpoint: \$MGC_WD/randomgenerate/tsmc018a)

Notepad - /home/NIS/sunil7007/mentor_work/analog_work/randomgenerate/tsmc018a/randomgenerate_tsmc018a.chi (R)

VOLTAGE SOURCE CURRENT

NAME	CURRENT	VOLTAGE	POWER
V1	-45.8134P	1.8000	-82.4641P
VFORCE_CLK	0.0000	0.0000	0.0000

TOTAL POWER DISSIPATION: 82.4641P WATTS

Eldo NEWTON: VNTOL=1.000000e-06 RELTOL=6.111111e-04

Simulation progress : 10%
Elapsed CPU time : 0h 0mn 0s 180

Simulation progress : 20%
Elapsed CPU time : 0h 0mn 0s 370

Simulation progress : 30%
Elapsed CPU time : 0h 0mn 0s 530

Simulation progress : 40%
Elapsed CPU time : 0h 0mn 0s 700

Simulation progress : 50%
Elapsed CPU time : 0h 0mn 0s 880

Simulation progress : 60%
Elapsed CPU time : 0h 0mn 1s 30

Simulation progress : 70%
Elapsed CPU time : 0h 0mn 1s 220

Simulation progress : 80%
Elapsed CPU time : 0h 0mn 1s 390


Simulation progress : 90%
Elapsed CPU time : 0h 0mn 1s 550

Simulation progress : 100%
Elapsed CPU time : 0h 0mn 1s 730

Note : /cad/mentor/ICFLOW_2006.2/2006.2_linux_x86_64/cflow_home/tmp/loc_map_script_302117 will support soft names in simulation commands
Note : Writing Eldospace netlist, please wait.
Warning : Netlisting failed, please check transcript for errors.

Terminal Design Architect-IC

Power dissipation results of the circuit.



CHAPTER 5

RESULTS AND CONCLUSION

RESULTS

By applying the various technology the result obtained were as follows

TECHNOLOGY	POWER	DELAY
AMI05	82.46pwatts	16.459ns
AMI12	83.00pwatts	10.688ns
TSMC035	86.59pwatts	12.36ns
TSMC025	375.54pwatts	14.78ns
TSMC018	588.96pwatts	14.43ns

CONCLUSION

From the results the various power and delay values for random number generator circuit was obtained. In ami technology class ami12 the delay was 10.688ns which is less as compared to ami05. Hence the former one was better for the designing the circuit. In tsmc technology class tsmc035 had the least power taken and the smallest propagation delay hence most suitable for the circuit designed. The tsmc018 technology has the least size hence can be preferred where the area of the hardware needed is small.

REFERENCES

Websites referred:

1. www.wikipedia.com
2. www.howstuffwork.com
3. www.swarthmore.edu.com

Books referred:

1. Digital Integrated Circuits by Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic.