Physical design of USB1.1

Koti, Boddu Siva (2016) Physical design of USB1.1. MTech thesis.

[img]PDF (Fulltext is restricted upto 17/09/2019)
Restricted to Repository staff only



In earlier days, interfacing peripheral devices to host computer has a big problematic. There existed so many different kinds’ ports like serial port, parallel port, PS/2 etc. And their use restricts many situations, Such as no hot-pluggability and involuntary configuration. There are very less number of methods to connect the peripheral devices to host computer. The main reason that Universal Serial Bus was implemented to provide an additional benefits compared to earlier interfacing ports. USB is designed to allow many peripheral be connecting using single standardize interface. It provides an expandable fast, cost effective, hot-pluggable plug and play serial hardware interface that makes life of computer user easier allowing them to plug different devices to into USB port and have them configured automatically. In this thesis demonstrated the USB v1.1 architecture part in briefly and generated gate level net list form RTL code by applying the different constraints like timing, area and power. By applying the various types design constraints so that the performance was improved by 30%. And then it implemented in physically by using SoC encounter EDI system, estimation of chip size, power analysis and routing the clock signal to all flip-flops presented in the design. To reduce the clock switching power implemented register clustering algorithm (DBSCAN). In this design implementation TSMC 180nm technology library is used.

Item Type:Thesis (MTech)
Uncontrolled Keywords:CTS, PnR, USB, DBSCAN, Register clustering,synthesis,static timing analysis,SoC
Subjects:Engineering and Technology > Electronics and Communication Engineering > VLSI
Divisions: Engineering and Technology > Department of Electronics and Communication Engineering
ID Code:8249
Deposited By:Mr. Sanat Kumar Behera
Deposited On:18 Sep 2017 15:38
Last Modified:18 Sep 2017 15:38
Supervisor(s):Acharya, Debiprasad Priyabrata

Repository Staff Only: item control page