Senapati, Shakti Prasad (2016) Design of A Simple Digital ADC Using Only Digital Blocks and Delay Element Circuit. MTech thesis.
|PDF (Fulltext is restricted upto 05.05.2020) |
Restricted to Repository staff only
This project work proposes a fully Digital, Analog-to-Digital Converter (FD-ADC) which is designed by using UMC’s 180 nm digital CMOS technology. The advantages of the digital ADC are its simplicity and low complexity. Power dissipation is also very less compared to other ADC architectures. The FD-ADC is suitable for low power applications and where the input signal swing is small. FD-ADC also needs very less amount of voltage supply in order to operate. The FD-ADC block uses a back-to-back voltage-to-time conversion circuit, which can be used in Time-Analog-to-Digital (TAD) converter. This TAD converter consists of a series of cascaded inverter circuits (delay elements) which increases delays in the process of conversion. The delay elements here play a vital role in the digitization of analog inputs where the input signal’s amplitude variation is converted to the variation of the delay with the help of these delay elements and then the digitization of delay is carried out in order to get the final digital outputs. In this paper, the FD-ADC is having a resolution of 8-bits.
|Item Type:||Thesis (MTech)|
|Uncontrolled Keywords:||Time Analog-To-Digital (TAD) Converter; Inverters; Analog ADC; Digital ADC; Delay Elements; Current-Starved Inverter; Fully Digital CMOS Technology.|
|Subjects:||Engineering and Technology > Electronics and Communication Engineering > VLSI|
|Divisions:||Engineering and Technology > Department of Electronics and Communication Engineering|
|Deposited By:||Mr. Sanat Kumar Behera|
|Deposited On:||06 May 2018 16:14|
|Last Modified:||06 May 2018 16:14|
Repository Staff Only: item control page