Behera, Aparup (2014) Efficient Architecture by Effective Floorplanning of Cores in Processors. BTech thesis.
