Mishra, Subhrajit and Dhar, Ishan (2007) Design of Timer for Application in ATM using FPGA and VHDL. BTech thesis.
