N, Naresh Reddy (2007) FPGA implementation of an hearing aid algorithm using booth wallace multiplier. MTech thesis.
