Sridhar, Adepu (2013) Generating Test Sequences and Slices for Simulink/Stateflow Models. MTech thesis.