Agrawal , Richa (2010) FPGA Implementation of DHT Algorithms for Image Compression. BTech thesis.
Digital image processing is the use of computer algorithms to perform image processing on digital images. The basic operation performed by a simple digital camera is, to convert the light energy to electrical energy, then the energy is converted to digital format and a compression algorithm is used to reduce memory requirement for storing the image. This compression algorithm is frequently called for capturing and storing the images. This leads us to develop an efficient compression algorithm which will give the same result as that of the existing algorithms with low power consumption.
Compression is useful as it helps in reduction of the usage of expensive resources, such as memory (hard disks), or the transmission bandwidth required. But on the downside, compression techniques result in distortion (due to lossy compression schemes) and also additional computational resources are required for compression-decompression of the data. Reduction of these resources by comparing different algorithms for DHT is required.
FPGA Implementations of different algorithms for 1-DHT using VHDL as the synthesis tool are carried out and their comparison gives the optimum technique for compression. Finally 2-D DHT is implemented using the optimum 1-D technique for 8x8 matrix input. The results obtained are discussed and improvements are suggested to further optimize the design.
|Item Type:||Thesis (BTech)|
|Uncontrolled Keywords:||FPGA, DHT, Image Compression, MATLAB|
|Subjects:||Engineering and Technology > Electronics and Communication Engineering > VLSI|
Engineering and Technology > Electronics and Communication Engineering > Image Processing
|Divisions:||Engineering and Technology > Department of Electronics and Communication Engineering|
|Deposited By:||PAL ANUPAM|
|Deposited On:||07 Jun 2010 09:05|
|Last Modified:||07 Jun 2010 09:05|
|Supervisor(s):||Mahapatra, K K|
Repository Staff Only: item control page