Tiriveedhi, Madhu Babu (2008) Low latency digit-recurrence reciprocal and square-root reciprocal algorithm and architecture. MTech thesis.
